相关证件: 
会员类型:
会员年限:11年
The 256Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V Vdd and 3.3V Vddq memory systems containing 268,435,456 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 67,108,864-bit bank is organized as 4,096 rows by 512 columns by 32 bits. The 256MbSDRAM includes anAUTOREFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible. The 256Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during
深圳市軒成電子有限公司(Xuancheng Electronics Co.,ltd)专注代理ISSI、MICRON 、SST、SPANSION、HYNIX、SAMSUNG、GENNUM、WINBOND、MXIC、ESMT、Silicon、TI等品牌為主導的集成電路半導體分銷商。我們鄭重承諾“誠信為本、質量、只做原裝、價格合理、保證每粒料都出自原廠及代理商”;香港、大陸均可交貨,本公司為一般納稅人可以開17增值稅票。